FPGAs have been mainly used to design synchronous circuits. Asynchronous design on FPGAs is difficult because the resulting circuit may suffer from hazard problems. We propose a method that implements a popular class of asynchronous circuits, known as burst mode, on FPGAs based on look-up table architectures. We present two conditions that, if satisfied, guarantee essential hazard-free implementation on any LUT-based FPGA. By doing that, besides all the intrinsic advantages of asynchronous over synchronous circuits, they also take advantage of the shorter design time and lower cost associated with FPGA designs.
Introduction
Due to the increasing complexity of digital systems combined with the market drive for higher performance, there has been an increased interest about asynchronous circuits [1, 2] . Asynchronous circuits do not present clock distribution related problems like clock skew. The circuits have low power consumption, better modularity, robustness toward variations in temperature, and low emission of electromagnetic radiation [3] . One known weakness of asynchronous circuits has been the difficulty to design hazard-free circuits and to solve the critical races [3] . Furthermore, asynchronous circuits frequently cannot benefit from the use of FPGAs due to the extra difficulty imposed by their fixed architecture to deal with hazards [4] .
Asynchronous circuits can be classified according to different criteria like its function (controller-datapath); delay model (delay insensitive-quasi-delay insensitive-speed independent-generalized fundamental mode (GFM)) [2] ; styles (global asynchronous local synchronous-self-timed systems-micropipeline-speed-independent controllersburst-mode controllers) [5] [6] [7] [8] [9] .
Burst-mode asynchronous controllers proposed by Nowick [9, 10] are a popular class of finite state machines. They allow multiple inputs changes. They operate according to the GFM, meaning that a new state transition may only start when the whole circuit (gates and lines) is stable. This paper addresses burst-mode asynchronous controllers. Their advantages are the use of basic gates, similarity with synchronous design. These controllers have been adopted in important industrial and academic designs [11] [12] [13] .
FPGAs are popular components for prototyping and production of digital circuits due to their low cost and short design time. Their focus has been on synchronous digital circuits. There have been some recent efforts to prototype asynchronous circuits on both commercial [14] [15] [16] [17] and academic FPGAs [4, [18] [19] [20] .
Burst-mode controllers are usually designed using a logic-driven design methodology [21] . There are two reasons why off-the-shelf FPGAs are not fit for burst-mode asynchronous controllers [4, 14, 22] .
(1) The mapping process of burst-mode Booleans functions (equations of next state-controllers) to logic blocks (macrocells) may introduce logic hazards.
(2) The internal routing among logic blocks may introduce significant delays that may result in essential hazards.
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Avoiding Logic Hazards in Burst-Mode Controllers
The burst-mode specification proposed by Nowick is functional-hazard free [23] . Nowick also proposed a method to produce logic-hazard free burst-mode Boolean functions [24] . Furthermore, Siegel et al. [25] proposed a technique to decompose large fan-in burst-mode Boolean functions without introducing logic-hazards. Finally, Maheswaran and Akella [15] and Hauck et al. [4] showed that if Booleans functions are functional-hazard free then they can be mapped on ordinary LUT-based FPGAs without presenting logic hazards [26] .
Avoiding Essential Hazards in Burst-Mode Controllers
Yun and Dill [27] and Nowick and Coates [10] proposed the insertion of delay elements on the feedback wires to avoid essential hazards in burst-mode controllers. However, this solution is not adequate for FPGAs because these components are not designed to ease the insertion of delay elements. Furthermore, delay elements degrade the circuit cycle time, area, and reliability.
In this paper, we demonstrated a sufficient condition that guarantees essential hazard-free operation of any type of burstmode controller when mapped on any type of LUT-based FPGA component without the need of extra delay elements. The proof is based on two new concepts: (1) essential signals; (2) essential super states. The essential hazard-free operation is guaranteed if the following conditions are satisfied:
(1) essential hazard-free specification: for all state transitions in a burst-mode specification, if the label contains a nonempty output burst, it must also contain at least one essential input signal;
(2) essential hazard-free implementation: starting from an essential hazard-free specification, while building the burst-mode flow map, all single states whose incident state transitions are labeled with nonempty output bursts must be transformed into essential super states.
Furthermore, whenever a burst-mode specification does not satisfy the first condition, we present two functional transformations that create essential input signals without altering the original functionality:
(1) reduction of input concurrency: transforms concurrent transitions into sequential transitions whenever acceptable (but there is a latency penalty);
(2) addition of dummy input signals (but there is an area penalty).
Hazard-Free BM Conditions
This paper is divided in four sections. Section 3 briefly explains the burst-mode specifications. Section 2 presents the essential signal and essential super-state concepts and explains the two functional transformations. Section 4 presents our method and illustrated with an example. Section 5 shows our experimental results presenting the latency and area penalties found on nine known and one homemade benchmark. Section 6 presents our conclusions and future work.
Burst-Mode Specification
The BM specification is represented as a state transition diagram. Each transition is triggered by an input burst (single-or multiple-input changes) causing the occurrence of an output burst (that may be empty or nonempty). It is necessary to define an initial state. State transitions are represented by arcs, which are labeled with their corresponding input/output bursts. The signals are always transition sensitive (0 → 1, or 1 → 0). Input bursts may not be empty. The input signals are monotonic, changing only once during each state transition. The BM specification has to obey the polarity property, the unique entry point and the maximal set property [23] . Figure 2 shows the corresponding burst-mode flow map (2D map) [27] . Several tools, like Minimalist [28] , 3D [27] , and ATACS [29] have been proposed to synthesize controllers from a textual description of the burst-mode specification. These tools generate an independent netlist of the technology (nextstate equations of the type sum of products).
BM asynchronous controllers may be subject to sequential hazards. Essential hazards, like transient essential hazard or steady-state essential hazard, are inherent to the sequential function and are not necessarily associated to a particular implementation of the circuit. The concept of essential hazard has been originally defined by Unger [30] in connection with fundamental-mode controllers.
This concept has been generalized for BM controllers and may be explained using the total state concept. As the final total state (11001) after the last activation (T3) is different from the final total state (11010) after the first activation (T1), then a steady-state essential hazard has occurred. Figure 3(a) shows the path T2 and Figure 3(b) shows the path T3.
Essential Hazard

Generalized Unger Rule [30] (GUR): the Triple Sequential Input Burst
BM-EHF Condition
An input signal in a BM specification is a context signal in an A → B transition if it does not change during this transition (it is not on the label) while it is a trigger signal if it is labeled during this transition. The input burst of each state transition can be represented by an input transition cube (ITC). For example, the ITC for state transition 7 → 2 on Figure 1 is abc = 220 (2 means do not care). In this example a and b are trigger signals while c is a context signal (whose value is 0). For instance (see Figure 1) , a, b, c are not essential on transitions 4 → 0, 1 → 2, and 2 → 3 because they are trigger Figure 4 shows the HP-mp-for-pkt benchmark [12, 13] . On all transition labels there is at least one essential signal. Therefore, it is a BM-EHF specification.
There are two ways to transform nonessential hazard-free BM specifications into a BM-EHF specification.
Reduction of Input Burst Concurrency
The transformation consists of decomposing the input burst labeled on a state transition generating two-state transitions. For example, Figure 5 shows a reduced concurrency BM-EHF specification equivalent to the BM specification in Figure 1 in which the concurrency has been reduced. Analyzing the BM specification in Figure 1, 
Insertion of Essential Signals
This transformation consists of inserting the smallest number of dummy essential signals in all state transitions without essential signal. For example, Figure 6 shows an BM-EHF specification equivalent to the specification in Figure 1 in which adummy essential signal d has been added to state transitions 1 → 2 and 2 → 3. This transformation has a higher cost than the previous one because it increases the number of input signals (I b ), modifying the interaction with the external environment. If one observes the 2 → 3 state transition in Figure 6 , the conclusion is that a is essential on transitions 1 → 2 → 3, while d is essential on transitions 7 → 2 → 3.
Super-State Condition
Lemma 1 is a necessary and sufficient condition for an essential hazard free specification but not for hazard-free implementation. The super-state concept will guarantee the latter condition. An essential super-state BM flow map is derived from a BM-EHF specification by applying Definition 5 to all total states. Figure 7 is such a map for the specification in Figure 6 . Cells in red are used to compose essential super-states. For example, the 0 [ 
Metodolology
Our method begins from the BM specification and implements the asynchronous controllers in the architecture of Huffman with feedback output. The synthesis procedure has five steps.
(1) If the BM specification satisfies Lemma 1 to go for Step (3), otherwise, Step (2). (4) Use the Minimalist tool that starts from the BM-ESS specification and produces the equations of next-state hazard-free (sum of products-netlist).
(5) Use the Quartus tool [31] that starts from the netlist in structural VHDL.
The BM specification shown in Figure 1 has been used to illustrate our method. Figure 5 shows BM-EHF specification (Steps (1) and (2)). Figure 9 shows the BM-ESS specification (
Step (3)). Steps (4) and (5) synthesis. One-state variable y0 was required to solve the existing conflicts (see Figure 10 ) [28] . Figure 11 shows logic circuit (RTL view-Altera). Figure 12 shows result of simulation of the circuit that was obtained by our method (hazard-free waveforms). 
Discussion
Figures 13 and 14 show, respectively, the simulation results and the logic circuit of the mp-for-pkt benchmark whose specification is shown in Figure 4 . The synthesis was performed using the Minimalist tool followed by the Quartus tool. Figure 13 shows two glitches, one on the Allocoutbound output and one on the AllocPB output. For example, the glitch on signal Allocoutbound occurs on state transition 1 [Ackout−Req+/TRS−AllocPB+] → 2. Figure 14 shows the behavior in the logic circuit of the state transition 1 → 2. The reason of the glitch: input signal Req+ acts in the paths 1 and 2, where the change in the path 1 arrives first in LUT-5 (see Figure 14 ). This glitche can also be identified in the BM flow map. Thespecification is EHF (Lemma 1 is satisfied) but the implementation is not (Lemma 2 is not satisfied), causing a transient essential hazard shown in Figure 15 (to apply GUR rule-T2:
The result of simulation of the circuit that was obtained by our method shows that the glitches have been eliminated (see Figure 16 ). The area penalty was 8 LUTs against 5 LUTs in the first solution. The latency penalty was 2,2%. 
Results
We applied our theory to 9 known [8, 9, 12, 13] and one homemade benchmark. Table 1 presents the number of input and output signals, states, and transitions for each benchmark. Table 2 presents the area and timing results for these benchmarks synthesized as Huffman machines (with feedback output) before applying our theory. Syntheses performed using Minimalist followed by Quartus. The area was measured in terms of the number of LUTs while the latency was derived from simulations of the circuits already fitted on an EP2C35F672C7 device from Altera (Cyclone II family). Table 3 required to satisfy Lemmas 1 and 2. Table 4 shows the same results for the benchmarks after adhering to Lemmas 1 and 2.
As expected we found an area penalty (average of 54%), a latency penalty (average of 4,8%), and a state variables penalty (average of 75%). The call-proc benchmark showed a smaller area (less LUTs) and the rev-setup benchmark showed a reduced latency time. However, the area penalties did not impact significantly the FPGA usage ( ∼ =1%) still leaving enough free space for a datapath and other components that could be placed on the same device.
Conclusions
This work presented two conditions that, if satisfied, guarantee that burst-mode asynchronous controllers can be mapped on any commercial LUT-based FPGA without incurring in essential hazards.
When these conditions are not satisfied, we presented functional transformations that may be used to solve the problem. In this case, there is an area (mainly are added state variables-75%) and a latency penalty. However, our experimental results on a set of known benchmark showed low latency penalty (4,8%) and low FPGA occupation overhead ( ∼ =1%). This type of burst-mode controllers may be combined with a self-timed datapath that have already been successfully synthesized on commercial FPGAs, in order to create fully asynchronous processor on FPGAs.
